Please send resume to [email protected] with current location and rate/hr.
Experienced Layout designer.
Experienced with custom cell layout and integration including analog passives, gridded power distribution, MIM capacitors, and bump integration issues.
Experience with TSMC 7nm design rules
Skilled with techniques to minimize IR, EM, RC, mismatch, variation circuit effects;
Skills in techniques for yield, redundancy, DFM.